Communication
      Automation

Corporation    

  About CAC    

          CAC Overview    

          CAC in the News    

          ADU - Algorithmic

  Development Unit
    

  Product    

          Index    

          Archives    

  Documentation    

          Manuals    

          Brochures    

  Software    

  Sales Offices    

          North America    

  Contact CAC to:    

          Register for

  Announcements    

          Request Technical

  Support    

          Send Us Your

  Requirements

    




 Relevant Links
 -  QuicKitTM Telephony
 -  smPCI Modules
 -  C6M6 Baseboard
 -  DPT4 Baseboard
 -  V6M6 Hotswap Baseboard
 -  V6M6 Baseboard
 -  two T1
 -  two E1
 -  ATM OC-3 Interface
 -  HDLC Control
 -  SCSA Interface
 -  four TI C6202
 -  four TI C5441
 -  twelve TI C5420
 -  twelve TI C549
 -  four TI C51
 -  two TI C31
 -  FPGA Module
 -  PMC-Sierra RM7000A
 -  MIPS R5000
 -  MIPS R4700
 -  Quad Audio
 -  ADPCM - G.726 Vocoder
 -  512 MB Memory Expansion Unit
 -  IM 100 Base-T
 -  Quad Serial

 

 

PM5000



The PM5000 module provides the performance of a RISC R5000 class processor. In addition to the 32MB of on-board local DRAM, this module is a PCI bus master which enables it to access the carrier board's global memory as well as other modules. Inter-module isochronous communications is accomplished via the four TDM buses.

 MIPS R5000 PM5000 processor smPCI module 
for the 6U VME (v6m6) and 
6U VME64X hot-swap (V6M6HS) base boards, 
the Desktop PCI (DPT4) base board, and 
the 6U compactPCI (C6M6) base board.

PM5000 smPCI Module

The module can be ordered with a connector to the processor's RS232 port for debugging purposes. The connector is accessed through the front panel which restricts its placement on the 6U VME (V6M6) or 6U Compact PCI (C6M6) baseboard to sites A and C.

The R5000 is a 64-bit floating-point microprocessor with double the on-chip cache of the R4700. The chip features:

  • pipelined floating-point ALU
  • separate integer and floating-point ALUs eliminates dependent latencies
  • floating-point multiply-add/subtract instructions
  • low-latency multiply-add and conditional move instructions
  • single cycle repeat instruction
  • two-way set associative cache increases hit rate

Details on the R5000 can be found on MIPS web site www.mips.com.



Specifications

Product name

PM5000

Processors

MIPS R5000

P/N code

MPC5

MPC6

RS232 ports

0

1

Clock (MHz)

300

SPECint95

5.5

Code cache (kB)

32

Data cache (kB)

32

DRAM (MB)

32

MTBF (kHr)

503

+5v power (A)

1.6

Max per V6M6

 3

V6M6 sites *

 

  without RS232 connector

 not E

  with RS232 connector

A and C

Max per C6M6

 3

C6M6 sites *

 

  without RS232 connector

 not E

  with RS232 connector

A and C

Size (inch)

 2.9 x 2.75

* without serial port connector


Product Brochure
in PDF format.

Back to top



 

Copyright © 2003 - 2008 Communication Automation Corporation