Communication
      Automation

Corporation    

  About CAC    

          CAC Overview    

          CAC in the News    

          ADU - Algorithmic

  Development Unit
    

  Product    

          Index    

          Archives    

  Documentation    

          Manuals    

          Brochures    

  Software    

  Sales Offices    

          North America    

  Contact CAC to:    

          Register for

  Announcements    

          Request Technical

  Support    

          Send Us Your

  Requirements

    




 Relevant Links
 -  10 Base-T

 

 

XC5-CODEC

Audio applications using an 8 kHz sampling rate, such as voice acquisition and text-to-speech, can be implemented on this low-cost half-card with an on-board CODEC.

Analog I/O
A Motorola MC145505P CODEC performs the analog-to-digital conversion in mulaw or A-law format. Input and output amplifiers are independently adjustable by trim pots. The endplate accommodates a subminiature DB-15 for bit I/O as well as two RCA phono-jacks and an RJ-11 modular phone handset adaptor (not a subscriber line interface) for analog signals.

Parallel Port
Since the host to DSP communications has been implemented with an 8-bit interface, the upper byte of the DSP's PIOP port can be used to communicate with external equipment. This byte is separated into two 4-bit nibbles. The direction of data flow of each nibble is independently software selectable. In addition to these 8 bidirectional data lines, INTREQ1 & 2, IACK1 & 2, and the RESET signals are made available at the subminiature DB-15 connector on the endplate.

Jumper Options

  • Mulaw or A-law CODEC format.
  • Input amplifier selected for either noise immunity or protection from common-mode overload.
  • DC coupled or not.
  • Input mic bias (required for handset use).
  • 600 ohm line terminator.
  • Single ended or balanced input and output.

Host Interface
An 8-bit I/O mapped ISA interface supports programmed data transfers. Jumpers are used to set the board's address up to 0x3F0.

Interrupts
Either the host or data from the DSP's serial port can interrupt the DSP. The DSP, in turn, can interrupt the host using IRQ2 through IRQ7 (hardware selectable) by either the PDF or PIF flags.

Specifications

Lucent WE DSP32C Rev 35 processor
49.152 MHz clock ~25 MFLOPS
6K bytes on-chip RAM
256K zero wait-state
4.2" x 5" half-size single XT slot
8-bit I/O mapped ISA bus
2.0 watts @ 5v for 50 MHz
2.5 watts @ 5v for 80 MHz

Performance

1.2 Mbyte/sec data transfer rate
1024 complex FFT in 2.1 msec*
3x3 matrix multiply in 2.0 us*
*excludes data transfer between DSP and host

XC5-C0
P/N: A2A2 (50 MHz)
P/N: A2D2 (80 MHz)

These boards have the same host interface, interrupts, memory, specifications and performance as the CODEC version listed above but replaces the analog section with a 40/25 Mbps serial I/O interface. These buffered serial lines are available at the 15-pin D-type female connector. The direction of these signals, incoming or outgoing, are controlled by jumpers. The DSP's serial port is available, unbuffered, at the DSP-IN and DSP-OUT 14-pin sockets for interconnection with other DSP or analog boards.


 

Copyright © 2003 - 2008 Communication Automation Corporation